PALs, GALs & CUPL

A lesson on Programmable Logic Devices and programming them using CUPL

What is Programmable Logic?

- Digital integrated circuits where the Boolean function can be determined by the user.
- PLDs can replace several specific purpose ICs in a digital design.
- A single PLD is functionally equivalent to a specific device containing from 5 to 10,000 gates.
- Typically PLDs implement Boolean functions using Sum Of Minterms (SOM) or Sum of Products (SOP) form. SOM and SOP use a AND-OR gate structure.
## Basic Architecture of PLDs

- PLDs contain a pre-defined general architecture for a user to program a design into the device. Generally consists of one or more arrays of AND and OR terms.
- Also contain flip-flops and latches to be used as storage elements for inputs and outputs.
- Consist of programmable AND terms feeding fixed OR terms. All inputs can be AND-ed together but specific AND terms are dedicated to specific OR terms. Pins can be used as Input, Output, I/O with tri-state enables, also may have output registers.

## PLD Programming

PLDs are manufactured in a "blank" or "erased" form. Programming is performed in concept blowing out fuses between inputs, AND gates, and OR gates in the generic AND-OR structure. An erased PLD has all fuses intact. Actual "fuses" may be implemented as:

<table>
<thead>
<tr>
<th>Type</th>
<th>Function</th>
<th>Advantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>fuses</td>
<td>one-time programmable</td>
<td>low cost</td>
</tr>
<tr>
<td>EPROM</td>
<td>uv light erasable</td>
<td>Reprogrammable</td>
</tr>
<tr>
<td>CMOS</td>
<td>electrically erasable</td>
<td>fast, easy reprogramming</td>
</tr>
<tr>
<td>EEPROM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Fuses and Logic Implementation

A blown fuse acts like the input does not exist (or a logic 1 at the input).

**PLD Advantages:**
- reduce IC package count
- board space
- power
- shorten design time
- allow for future changes (maintainability)
- improve reliability (fewer packages)
- generally faster
- smaller inventory

© J. Chris Perez 2001
PAL Example: Given functions w, x, y, and z. Implement with one PAL4H4.

Given: Sum of Minterms
\[
\begin{align*}
  w(A,B,C,D) &= \Sigma(2,12,13) \\
  x(A,B,C,D) &= \Sigma(7,8,9,10,11,12,13,14,15) \\
  y(A,B,C,D) &= \Sigma(0,2,3,4,5,6,7,8,10,11,15) \\
  z(A,B,C,D) &= \Sigma(1,2,8,12,13)
\end{align*}
\]

... After Simplification
\[
\begin{align*}
  w &= AC' + A'B'CD' \\
  x &= A + BCD \\
  y &= A'B + CD + B'D' \\
  z &= w + AC'D' + A'B'C'D
\end{align*}
\]
Programmable Array Logic

PALXXYZ
XX : Number of possible inputs
Y : L = Combinational R = Registers
Z : Number of possible outputs
Examples:
PAL16R4 : 16 inputs with 4 registered outputs
PAL16L8 : 16 inputs with 8 outputs

Generic Array Logic

Designed to emulate many common PALs
Reduces number of different devices
Electronically erasable
Such as GAL16V8, GAL22V10
GAL16V8

- 8 output Macrocells
- Pin 1: Clock
- Pin 11: Active-low Output Enable
  - Must be tied low to use Registered outputs
  - Must be declared in .PLD file
- Can emulate various PAL devices
- 8 Product Terms per Output

GAL22V10

- 10 output Macrocells
- 24 Pin Package
- Pin 1: Clock
- Pin 13: Active-low Output Enable
- Can emulate various PAL devices
- Pin 14,23 = 8 Product Terms
- Pins 15,22 = 10 Product Terms
- Pins 16,21 = 12 Product Terms
- Pins 17,20 = 14 Product Terms
- Pins 18,19 = 16 Product Terms
WinCUPL Programming Language

WinCUPL is a software package that runs on a PC. It performs most of the work in translating a PLD design into a programming file. The programming file can be used to program an IC to implement the desired logic functions. Marquette University (College of Engineering) has a site license for CUPL.

- Translates PLD Design into programming file.
- CUPL expressions written in Sum of Products form. Limit of 7 product terms
- Invert
- AND
- OR
- XOR

CUPL Programming

- Combinational
  - Use equations or Truth table
  - Examples1.PLD, Example2.PLD
- Sequential
  - Use Equations or State Machine
  - Example3.PLD, Example4.PLD
Combinational Logic Implementation

Problem: CUPL expressions must be written for the function. Sum of Products (SOP) is the form CUPL uses. There is a limit of 7 product terms.

Given: A sum of products equation.

Find: A complement form of the equation also in sum of products.

Example: \( A = x'y + xy'z \)

In CUPL this becomes: \( A = !x\&y \# x\&!y\&z; \)

Example: \( B = x'y'z' + xy' + yz \)

In CUPL this becomes: \( B = !x\&!y\&!z \# x\&!y \# y\&z; \)

Example1.pld

Name Example1;
Partno none;
Date 06/01/98;
Revision 01;
Designer Bruce Hoeppner;
Company EECE143;
Assembly none;
Location EN365;
Device G16V8;

/************************************************************************
/* Example program to implement the following equations */
/* in CUPL Programming language */
/* */
/* A = x'y + xy'z */
/* B = x'y'z' + xy' + yz */
/************************************************************************

© J. Chris Perez 2001
## Example1.pld

```plaintext
/** Inputs **/
Pin 2 = x;
Pin 3 = y;
Pin 4 = z;
/** Outputs **/
Pin 19 = A;
Pin 18 = B;
/** Declarations and Intermediate Variable Definitions **/
/** Logic Equations **/
A = !x&y # x&!y&z;
B = !x&!y&!z # x&!y # y&z;
/** End of example1.pld source code **/
```

## Example2.pld

```plaintext
Name       Example2;
Partno     example2.pld;
Date       06/01/98;
Revision   01;
Designer   Bruce Hoeppner;
Company    EECE143;
Assembly   PLD Source Code;
Location   EN365;
Device     G16V8;

/******************************************************************************
/* Example program to implement the following equations*/
/* in CUPL programming language using Truth Tables */
/* */
/* A = x'y + xy'z */
/* B = x'y'z' + xy' + yz */
/******************************************************************************
/* Allowable Target Device Types: */
******************************************************************************
```

© J. Chris Perez 2001
Example2.pld

/** Inputs **/
Pin 2 = x;
Pin 3 = y;
Pin 4 = z;
/** Outputs **/
Pin 19 = A;
Pin 18 = B;
/** Declarations and Intermediate Variable Definitions **/
FIELD INPUT = [x,y,z];
FIELD OUTPUT = [A,B];
/** Truth Table **/
TABLE INPUT => OUTPUT {
  0=>'b'01;
  1=>'b'00;
  2=>'b'10;
  3=>'b'11;
  4=>'b'01;
  5=>'b'11;
  6=>'b'00;
  7=>'b'01;
}
/** End of example2.pld source code **/  

Sequential Circuit Implementation of Programmable Logic

Given: The state diagram for a sequence recognizer (0110)
Problem: Implement using one PAL16R4 or GAL16V8

<table>
<thead>
<tr>
<th>State</th>
<th>Input</th>
<th>Next</th>
<th>Output</th>
<th>found</th>
</tr>
</thead>
<tbody>
<tr>
<td>B.A</td>
<td>s</td>
<td>B.A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1</td>
<td>00</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>11</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>00</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Insert into K-Maps

\[ DB = s(B'A) + s(BA') \]
\[ DA = s'B' + BA' \]

Let: pin 1 = clock, pin 2 = s, pin 19 = found, pin 17 = B, pin 16 = A, and pin 11 = !enable

Written in CUPL form:
\[ B.d = s&!B&A \# s&B&!A; \]
\[ A.d = !s&!B \# B&!A; \]

The output equation is:
\[ \text{found} = !s&B&A; \]
Example3.pld

/**
 ** Inputs **/
 Pin 1 = clock;
 Pin 2 = s;    /* combinational data input */
 Pin 11 = !enable;

/** Outputs **/
 Pin 19 = found;
 Pin 17 = B;
 Pin 16 = A;

/** Declarations and Intermediate Variable Definitions /**

/** Equations /**
 B.d = s!B&A # s&B!A;
 A.d = !s!B # B!A;
 found = !s&B&A;
/** End of example3.pld source code **/

© J. Chris Perez 2001
Example4.pld

Name      Example4;
Partno    example4.pld;
Date      06/01/98;
Revision  01;
Designer   Bruce Hoeppner;
Company    EECE143;
Assembly   PLD Source Code;
Location   EN365;
Device     G16V8;

/**********************************************************************
/*  Example program to implement the sequential circuit*/
/*  in CUPL programming language using State Machines */
/* */
/*="/**********************************************************************
/*  Allowable Target Device Types:
/***********************************************************************/

/**  Inputs  **/
Pin 1 = clock;
Pin 2 = s;  /* combinational data input */
Pin 11 = !enable;
/**  Outputs  **/
Pin [14..15] = [Q1..0];
Pin 19 = found;  /* combinational output */
/**  Declarations and Intermediate Variable Definitions  **/
field state = [Q1..0];
#define S0 'b'00
#define S1 'b'01
#define S2 'b'10
#define S3 'b'11
Experiment #5: Programmable Logic Devices 1

Programmable Logic Devices as replacements/improvements to standard logic ICs.

Goals:
Learn to use programmable logic devices as MSI TTL & CMOS replacements.

Prelab:
1. Create PAL source code that implements equations D, E &F from Experiment #1.
2. Create PAL source code that implements the sequential circuit for the circuit of Figure 4.1 (state diagram) of Experiment #4.
3. Compile all PAL source codes. Bring source code listings (on paper) and floppy disk containing the files to lab. The files should be error free at the beginning of the lab period.

/**  State Machine  **/
SEQUENCE state {
  present S0 if s next S0;
    default next S1;
  present S1 if s next S2;
    default next S1;
  present S2 if s next S3;
    default next S1;
  present S3 if s next S0 out found;
    default next S0;
}
 /** End of example4.pld source code **/