



Flip-Flops, Registers & Shift Registers	EECE143 Lecture 3
Sequential Circui	te
Sequential Circui	15
Designing with Flip-flops	and
Registers.	
	© J. Chris Perez 2001


Flip-Flops, Registers & Shift Register	S EECE143 Lecture 3	
Topics		
- D-FF - JK-FF	 Design of Sequential Circuits Unused states Self Correcting Circuits 	
	© J. Chris Perez 2001	


























Flip-Flops, Registers & Sl	hift Registers	EECE143 Lecture 3
8 Bit word is loaded	l in parallel	
Input	Output	
01001001	01001001	
1 Bit data is shifted in serially in left direction		
1	10010011	
0	00100110	
0	01001100	
1 Bit data is shifted in serially in right direction		
1	10100110	
1	11010011	
0	01101001	
		© J. Chris Perez 2001

p-Flops, Registers & Shift Registers	EECE143 Lectur
Experiment Procedure:	
Build and test each designed circuit	it.
Unused State Analysis: Force the	sequential cicuit of
Figure 4.1 in each unused state	
transitions for each input combined	nation.
	© J. Chris Perez 2001